Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/ENCDEC_0/DATAOUTC#0x0
Data Output Complement
Data Output Complement.
https://github.com/cmsis-svd/cmsis-svd-data